ASIC and FPGA Verification - Richard Munden eBook
Readzis program recommandation
Download the eBook: ASIC and FPGA Verification

ASIC and FPGA Verification

A Guide to Component Modeling

Richard Munden


Ce livre est accessible aux handicaps  See accessibility information
Add to basket
£51,59
Download no DRM
Add to my wish list
Image Louise Reader présentation

Louise Reader

Read on Louise Reader App.

badge apple Application Louise Reader
badge Android Application Louise Reader
Get  £7.74  by recommending this book

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. - Provides numerous models and a clearly defined methodology for performing board-level simulation - Covers the details of modeling for verification of both logic and timing - First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification

About the book
Author
Richard  Munden
Imprint
Morgan Kaufmann
Collection
n.c
Publication date
2004-10-23
Pages
336 pages
Print ISBN
9780125105811
Language
English
Ebook informations
Compatibility

mobile-and-tablet To check the compatibility with your devices,
see help page

About author(s)


Richard Munden Richard Munden

You may also be interested in...

Sign up to get our latest ebook recommendations and special offers


Paiements sécurisés

Copyright © Numilog 2026, All rights reserved